UTC572/M

LINEAR INTEGRATED CIRCUIT

PROGRAMMABLE ANALOG COMPANDOR

DESCRIPTION

The UTC572/M is a dual-channel, high-performance gain control circuit in which either channel may be used for dynamic range compression or expansion. Each channel has a full-wave rectifier to detect the average value of input signal, a linearized, temperature-compensated variable gain cell ($\Delta G$) and a dynamic time constant buffer. The buffer permits independent control of dynamic attack and recovery time with minimum external components and improved low frequency gain control ripple distortion over previous compandors.

The UTC572/M is intended for noise reduction in high-performance audio systems. It can also be used in a wide range of communication systems.

FEATURES

* Independent control of attack and recovery time
* Improved low frequency gain control ripple
* Complementary gain compression and expansion with external op amp
* Wide dynamic range—greater than 110dB
* Temperature-compensated gain control
* Low distortion gain cell
* Low noise—6μV typical
* Wide supply voltage range—6V-22V
* System level adjustable with external components

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Device</th>
<th>Package</th>
</tr>
</thead>
<tbody>
<tr>
<td>UTC572</td>
<td>DIP-16-300-2.54</td>
</tr>
<tr>
<td>UTC572M</td>
<td>SOP-16-375-1.27</td>
</tr>
</tbody>
</table>

APPLICATIONS

* Dynamic noise reduction system
* Voltage control amplifier
* Stereo expander
* Automatic level control
* High-level limiter
* Low-level noise gate
* State variable filter
PIN CONFIGURATION

UTC572/M

1. TRACK TRIM A
2. RECO\cap A
3. RECT IN A
4. ATTACK CAP A
5. \Delta G OUT A
6. THD TRIM A
7. \Delta G IN A
8. GND
9. \Delta G IN B
10. THD TRIM B
11. \Delta G OUT B
12. ATTACK CAP E
13. RECT IN E
14. RECO\cap CAP E
15. TRACK TRIM E
16. VCC

BLOCK DIAGRAM

UTC572/M

R1
6.8K

\Delta G

Gain cell

Rectifier

10K

Buffer

10K

P.S.
## UTC572/M

LINEAR INTEGRATED CIRCUIT

### ABSOLUTE MAXIMUM RATINGS

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>Symbol</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage</td>
<td>Vcc</td>
<td>22</td>
<td>V</td>
</tr>
<tr>
<td>Operating Temperature Range</td>
<td>Tamb</td>
<td>-40~+85</td>
<td>°C</td>
</tr>
<tr>
<td>Power Dissipation</td>
<td>PD</td>
<td>500</td>
<td>mW</td>
</tr>
</tbody>
</table>

### ELECTRICAL CHARACTERISTICS

Standard test conditions (unless otherwise noted) Vcc=15V, Tamb=25°C; Expander mode (see Test Circuit). Input signals at unity gain level (0dB) = 100mVRms at 1kHz; V1 = V2; R2 = 3.3kΩ; R3 = 17.3kΩ.

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>Symbol</th>
<th>Test Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage</td>
<td>VCC</td>
<td></td>
<td>6</td>
<td>22</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Supply Current</td>
<td>ICC</td>
<td>No signal</td>
<td></td>
<td>6.3</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>Vcc</td>
<td>THD</td>
<td>1kHz CA=1.0μF</td>
<td>0.2</td>
<td>1.0</td>
<td>%</td>
<td></td>
</tr>
<tr>
<td>Total Harmonic distortion (Untrimmed)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Total Harmonic distortion (Trimmed)</td>
<td></td>
<td>1kHz CR=1.0μF</td>
<td>0.05</td>
<td>%</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Total Harmonic Distortion (Trimmed)</td>
<td></td>
<td>100Hz</td>
<td>0.25</td>
<td>%</td>
<td></td>
<td></td>
</tr>
<tr>
<td>No Signal Output Noise</td>
<td></td>
<td>Input to V1 and V2 grounded (20-20kHz)</td>
<td>6</td>
<td>25</td>
<td>μV</td>
<td></td>
</tr>
<tr>
<td>DC Level Shift (Untrimmed)</td>
<td></td>
<td>Input change from no signal to 100mVRms</td>
<td>≤20</td>
<td>±50</td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>Unity Gain Level</td>
<td></td>
<td></td>
<td>-1.5</td>
<td>0</td>
<td>+1.5</td>
<td>dB</td>
</tr>
<tr>
<td>Large-Signal Distortion</td>
<td></td>
<td>V1=V2=400mV</td>
<td>0.7</td>
<td>3</td>
<td>%</td>
<td></td>
</tr>
<tr>
<td>Tracking Error (Measured Relative To Value At Unity Gain)={Vo-Vo(unity gain)}/V2dB</td>
<td>Rectifier input</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>V2=+6dB V1=0dB</td>
<td>±0.2</td>
<td>dB</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>V2=-30dB V1=0dB</td>
<td>±0.2</td>
<td>dB</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Channel Crosstalk</td>
<td></td>
<td>200mVRms into channel A, measured output on channel B</td>
<td>60</td>
<td>dB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Power Supply Rejection Ratio</td>
<td>PSRR</td>
<td>120Hz</td>
<td>70</td>
<td>dB</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
FUNCTION DESCRIPTION

AUDIO SIGNAL PROCESSING IC COMBINES VCA AND FAST AT-TACK/SLOW RECOVERY LEVEL SENSOR

In high-performance audio gain control applications, it is desirable to independently control the attack and recovery time of the gain control signal. This is true, for example, in compandor applications for noise reduction. In high-end systems the input signal is usually split into two or more frequency bands to optimize the dynamic behavior for each band. This reduces low frequency distortion due to control signal ripple, phase distortion, high frequency channel overload and noise modulation. Because of the expense in hardware, multiple band signal processing up to now was limited to professional audio applications.

With the introduction of the Signetics UTC572/M this high-performance noise reduction concept becomes feasible for consumer hi fi applications. The UTC572/M is a dual channel gain control IC. Each channel has a linearized, temperature-compensated gain cell and an improved level sensor. In conjunction with an external low noise op amp for current-to-voltage conversion, the VCA features low distortion, low noise and wide dynamic range.

The novel level sensor which provides gain control current for the VCA gives lower gain control ripple and independent control of fast attack, slow recovery dynamic response. An attack capacitor CA with an internal 10k resistor RA defines the attack time tA. The recovery time tR of a tone burst is defined by a recovery capacitor CR and an internal 10k resistor RR. Typical attack time of 4ms for the high-frequency spectrum and 40ms for the low frequency band can be obtained with 0.1μF and 1.0μF attack capacitors, respectively. Recovery time of 200ms can be obtained with a 4.7μF recovery capacitor for a 100Hz signal, the third harmonic distortion is improved by more than 10dB over the is improved by more than 10dB over the simple RC ripple filter with a single 1.0μF attack and recovery capacitor, while the attack time remains the same.

The UTC572/M is assembled in a standard 16-pin dual in-line plastic package and in oversized SOL package. It operates over a wide supply range from 6V to 22V. Supply current is less than 6mA. The UTC572/M is designed for consumer application over a temperature range 0-70°C. The SA572 is intended for applications from –40°C to +85°C.

UTC572/M BASIC APPLICATIONS

Description

The UTC572/M consists of two linearized, temperature-compensated gain cells (ΔG), each with a full-wave rectifier and a buffer amplifier as shown in the block diagram. The two channels share a 2.5V common bias reference derived from the power supply but otherwise operate independently. Because of inherent low distortion, low noise and the capability to linearize large signals, a wide dynamic range can be obtained. The buffer amplifiers are provided to permit control of attack time and recovery time independent of each other. Partitioned as shown in the block diagram, the IC allows flexibility in the design of system levels that optimize DC shift, ripple distortion, tracking accuracy and noise floor for a wide range of application requirements.
Gain Cell

Figure 1 shows the circuit configuration of the gain cell. Bases of the differential pairs Q1-Q2 and Q3-Q4 are both tied to the output and inputs of OPA A1. The negative feedback through Q1 holds the VBE of Q1-Q2 and the VBE of Q3-Q4 equal. The following relationship can be derived from the transistor model equation in the forward active region.

\[
\Delta V_{BEQ3Q4} = \Delta V_{BEQ1Q2} \\
\text{with}\ V_{BE} = V_T \frac{I_{IN} I_C}{I_S}
\]

\[
SOGNT = \begin{bmatrix} I_1 \\ I_2 \end{bmatrix}
\]

\[
SOGNT = \begin{bmatrix} I_{IN} \\ -I_1 - I_2 \end{bmatrix}
\]

\[IO = \begin{bmatrix} I_1 \\ I_2 \end{bmatrix}
\]

where \(I_{IN} = \frac{V_{IN}}{R_1}\)

\[R_1 = 6.8K\Omega\]

\[I_1 = 140\mu A\]

\[I_2 = 280\mu A\]

\(\Delta V_{BEQ3Q4} = \Delta V_{BEQ1Q2}\)

(\(V_{BE} = V_T \frac{I_{IN} I_C}{I_S}\))

\[
\Delta V_{BEQ3Q4} = \Delta V_{BEQ1Q2} \approx \Delta V_{BEQ1Q2} \\
\text{with}\ V_{BE} = V_T \frac{I_{IN} I_C}{I_S}
\]

\[
SOGNT = \begin{bmatrix} I_1 \\ I_2 \end{bmatrix}
\]

\[
SOGNT = \begin{bmatrix} I_{IN} \\ -I_1 - I_2 \end{bmatrix}
\]

\[IO = \begin{bmatrix} I_1 \\ I_2 \end{bmatrix}
\]

If all transistors Q1 through Q4 are of the same size, equation (2) can be simplified to:

\[
\Delta V_{BEQ3Q4} \approx \Delta V_{BEQ1Q2} \\
\text{with}\ V_{BE} = V_T \frac{I_{IN} I_C}{I_S}
\]

\[
SOGNT = \begin{bmatrix} I_1 \\ I_2 \end{bmatrix}
\]

\[
SOGNT = \begin{bmatrix} I_{IN} \\ -I_1 - I_2 \end{bmatrix}
\]

\[IO = \begin{bmatrix} I_1 \\ I_2 \end{bmatrix}
\]

The first term of Equation 3 shows the multiplier relationship of a linearized two quadrant transconductance amplifier. The second term is the gain control feedthrough due to the mismatch of devices. In the design, this has been minimized by large matched devices and careful layout. Offset voltage is caused by the device mismatch and it leads to
even harmonic distortion. The offset voltage can be trimmed out by feeding a current source within ±25A into the THD trim pin.

The residual distortion is third harmonic distortion and is caused by gain control ripple. In a compandor system, available control of fast attack and slow recovery improve ripple distortion significantly. At the unity gain level of 100mV, the gain cell gives THD (total harmonic distortion) of 0.17% typ. Output noise with no input signals is only 6μV in the audio spectrum (10Hz-20kHz). The output current IO must feed the virtual ground input of an operational amplifier with a resistor from output to inverting input. The non-inverting input of the operational amplifier has to be biased at Vref if the output current IO is DC coupled.

Rectifier

The rectifier is a full-wave design as shown in Figure 2. The input voltage is converted to current through the input resistor R2 and turns on either Q5 or Q6 depending on the signal polarity. Deadband of the voltage to current converter is reduced by the loop gain of the gain block A2. If AC coupling is used, the rectifier error comes only from input bias current of gain block A2. The input bias current is typically about 70nA. Frequency response of the gain block A2 also causes second-order error at high frequency. The collector current of Q6 is mirrored and summed at the collector of Qsummed at the collector of Q5 to form the full wave rectified output current IR. The rectifier transfer function is

\[
IR = \frac{VIN \cdot Vref}{R2}
\]

(4)

If VIN is AC-coupled, then the equation will be reduced to:

\[
I_{RAC} = \frac{VIN(AVG)}{R2}
\]

The internal bias scheme limits the maximum output current IR to be around 300μA. Within ±1dB error band the input range of the rectifier is about 52dB.
Buffer Amplifier

In audio systems, it is desirable to have fast attack time and slow recovery time for a tone burst input. The fast attack time reduces transient channel overload but also causes low-frequency ripple distortion. The low-frequency ripple distortion can be improved with the slow recovery time. If different attack times are implemented in corresponding frequency spectrums in a split band audio system, high quality performance can be achieved. The buffer amplifier is designed to make this feature available with minimum external components. Referring to Figure 3, the rectifier output current is mirrored into the input and output of the unipolar buffer amplifier A3 through Q8, Q9 and Q10. Diodes D11 and D12 improve tracking accuracy and provide common-mode bias for A3. For a positive-going input signal, the buffer amplifier acts like a voltage-follower. Therefore, the output impedance of A3 makes the contribution of capacitor CR to attack time insignificant. Neglecting diode impedance, the gain Ga(t) for ΔG can be expressed as follows:

\[
Ga(t) = (Gain\text{ }- \text{ }Ga_{FNL})e^{\frac{t}{\tau_A}} + Ga_{FNL}
\]

Gain=Initial Gain
GaFNL=Final Gain
\(\tau_A=RA \times CA=10K \times CA\)

Where \(\tau_A\) is the attack time constant and RA is a 10k internal resistor. Diode D15 opens the feedback loop of A3 for a negative-going signal if the value of capacitor CR is larger than capacitor CA. The recovery time depends only on CR X RR. If the diode impedance is assumed negligible, the dynamic gain GR (t) for ΔG is expressed as follows.

\[
GR(t) = (Gain\text{ }- \text{ }GR_{FNL})e^{\frac{t}{\tau_R}} + GR_{FNL}
\]

\(\tau_R=RR \times CR=10K \times CR\)

where \(\tau_R\) is the recovery time constant and RR is a 10k internal resistor. The gain control current is mirrored to the gain cell through C14. The low level gain errors due to input bias current of A2 and A3 can be trimmed through the tracking trim pin into A3 with a current source of ±3A.
Basic Expander

Figure 4 shows an application of the circuit as a simple expander. The gain expression of the system is given by

\[
\frac{V_{OUT}}{V_{IN}} = \frac{2}{I_1} \cdot \frac{R3 \times V_{IN(AVG)}}{R2 \times R1} \tag{5}
\]

\( (I_1=140 \mu A) \)

Both the resistors R1 and R2 are tied to internal summing nodes. R1 is a 6.8k internal resistor. The maximum input current into the gain cell can be as large as 140μA. This corresponds to a voltage level of 140μA \( \times \) 6.8k=952mV peak. The input peak current into the rectifier is limited to 300μA by the internal bias system. Note that the value of R1 can be increased to accommodate higher input level. R2 and R3 are external resistors. It is easy to adjust the ratio of R3/R2 for desirable system voltage and current levels. A small R2 results in higher gain control current and smaller static and dynamic tracking error. However, an impedance buffer A1 may be necessary if the input is voltage drive with large source impedance.

The gain cell output current feeds the summing node of the external OPA A2. R3 and A2 convert the gain cell output current to the output voltage. In high-performance applications, A2 has to be low-noise, high-speed and wide band so that the high-performance output of the gain cell will not be degraded. The non-inverting input of A2 can be biased at the low noise internal reference Pin 6 or 10. Resistor R4 is used to bias up the output DC level of A2 for maximum swing. The output DC level of A2 is given by

\[
V_{ODC} = V_{REF}(1 + \frac{R3}{R4}) - \frac{V_B R3}{R4} \tag{6}
\]
VB can be tied to a regulated power supply for a dual supply system and be grounded for a single supply system. CA sets the attack time constant and CR sets the recovery time constant.

**Basic Compressor**

Figure 5 shows the hook-up of the circuit as a compressor. The IC is put in the feedback loop of the OPA A1. The system gain expression is as follows:

\[
\frac{\text{VOUT}}{\text{VIN}} = \frac{1}{2} \left( \frac{R2 \times R1}{R3 \times \text{VIN(AVG)}} \right) \quad (7)
\]

RDC1, RDC2, and CDC form a DC feedback for A1. The output DC level of A1 is given by

\[
\text{VODC} = \text{Vref} \left( 1 + \frac{RDC1 + RDC2}{R4} \right) - \frac{\text{VB} \times (RDC1 + RDC2)}{R4} \quad (8)
\]

The zener diodes D1 and D2 are used for channel overload protection.
Basic Compressor System

The above basic compressor and expander can be applied to systems such as tape/disc noise reduction, digital audio, bucket brigade delay lines. Additional system design techniques such as bandlimiting, band splitting, pre-emphasis, de-emphasis and equalization are easy to incorporate. The IC is a versatile functional block to achieve a high performance audio system. Figure 6 shows the system level diagram for reference.
Figure 6. system level
## PACKAGE OUTLINE

### DIP-16-300-2.54

**UNIT: mm**

![DIP-16-300-2.54 Package](image)

### SOP-16-375-1.27

**UNIT: mm**

![SOP-16-375-1.27 Package](image)

---

**YOUWANG ELECTRONICS CO., LTD**

2005.12.01 V1.1
Attach

Revision History

<table>
<thead>
<tr>
<th>Data</th>
<th>REV</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0</td>
<td></td>
<td>Original</td>
<td></td>
</tr>
<tr>
<td>2005.12.01</td>
<td>1.1</td>
<td>Revise &quot;ORDERING INFORMATION&quot;</td>
<td>1</td>
</tr>
</tbody>
</table>